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Abstract

Quantum computing promises computation that is fundamentally beyond the reach of
classical computers. For the realization of a full-scale quantum computer, millions of
quantum bits need to be fabricated on an integrated circuit and operated at cryogenic
temperatures. Silicon and silicon-germanium based electron spin quantum bits have the
advantage of leveraging decades of semiconductor industry knowledge for high volume
manufacturability.
During the process development of any semiconductor device, material characterization
is essential to understand and improve the process. Transmission electron microscopy is
the only technique that could offer localized high spatial resolution characterization. In
this work we have introduced two material systems used for electron-spin based
semiconductor qubits: silicon metal oxide semiconductors (SiMOS) and silicon
germanium based heterostructures. We have then used high resolution TEM to
characterize interfaces of Si/SiO2 and Si/SiGe for roughness, chemical impurities, and
defects. The novel TEM technique of nano-beam precession electron diffraction is used
to characterize the two material systems for intrinsic strain as well as strain induced by
proximity to metal gate. Sample preparation for strain analysis is challenging due to the
effects of ion implantation, surface amorphization and mechanical bending. We offer
solutions to minimize or mitigate these effects and characterize each of these factors in
i

prepared specimen. For sample preparation of bi-axially materials such as Si quantum
well films fabricated for buried channel devices there is an added complexity that the
strain in these structures is relaxed once they are cut into thin lamellae for TEM analysis.
We carefully produce a specimen with varying thickness and measured the strain
relaxation due to the creation of free surfaces. Results showed with reduced thickness
strain, remains unchanged in [110] direction but fully relaxes in [001] direction.
Simulations confirm the results in [110] direction but do not show the same extent of
relaxation in [001] direction.
Strain analysis of surface metal gates directly in contact with Si showed localized strain
pockets at the corner of metal gates, this is in accordance with simulations in literature
and explains presence of reported spurious quantum dots. The same analysis on a
silicon MOS structure showed the oxide layer dampening the induced strain. Fully
integrated fin-based nested metal gates fabricated at Intel were analyzed for strain and
the results showed reduced strain under plunger and barrier gates but a larger strain
field stretching between the accumulation gates. This showed a more uniform strain
landscape at the interface of Si and SiO2 where the devices are prone to generating
spurious quantum dots.
Repeating the room temperature strain analyses at liquid nitrogen cryogenic
temperatures showed the effect of temperature change in strain due to the difference
in coefficient of thermal expansion. The measurements showed that the maximum
ii

value of strain did not increase however the penetration of strain fields into the sample
was higher at liquid nitrogen temperatures. In SiMOS based electron spin qubits where
the quantum dot is formed at the top surface between Si and SiO 2 this would not affect
the amount of the strain experienced by the quantum dot. But in SiGe based quantum
devices where the quantum dot is formed in a buried channel 30nm below the
semiconductor/metal interface this would increase the amount of strain reaching the
quantum dots.
Characterization presented in this work are chosen as examples of advanced techniques
needed to understand material properties and effect of processing conditions on quality
of the final structures that go through electrical testing. We present experimental
findings as well as optimizations required to obtain more accurate measurements. We
also show how in some cases simulation is required to understand the results and
bridge the gap between the measurements and the expected theoretical values.
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1. Introduction
1.1. Quantum Computing
In classical computing, the building block of computation, a bit, only has two defined
states: 1 and 0; or for a transistor: on or off. This means that with n bits, we can create
2n unique combinations of states. But in order to experience all of these 2n
combinations or perform computation on them, we must operate on each combination
separately. In contrary, the state of a quantum bit, or a qubit, could be set to a
superposition of 0 and 1. Meaning that each qubit could represent both 0 and 1 states
simultaneously. So, with an n-qubit system, one can operate on all 2 n combinations
simultaneously. This is known as quantum parallelism and was first introduced by David
Deutsch1 in 1985. Another unique characteristic of qubits is that they could be prepared
to have entangled states. This means in a system of 2 or more qubits, the state of one
qubit is not separable from the state of others. Benefiting from quantum parallelism and
entanglement, quantum computers could solve certain problems that could not be
solved with classical computers. This is known as quantum supremacy and was first
demonstrated2 by Google in 2019 using a 53-qubit superconducting quantum system.
The idea of building a universal quantum computer was first presented by Richard
Feynman3 in 1982 as the only possible way to simulate quantum mechanical systems.
Deutsch and Jozsa were the first to publish an algorithm that showed a quantum
computer could be exponentially faster than classical computers 4. This was the first
1

algorithm that benefited from both quantum parallelism and entanglement and
encouraged others to create algorithms for quantum computers. Their work was
followed by Shor’s factoring algorithm5, 6 and Grover’s search algorithm7. In 2000
DiVincenzo outlined8 fundamental requirements for physical systems that needed to be
met to build quantum computers. Since then, many research groups and large
companies have been working on various physical realizations, including ion trap,
optical, superconducting, and spin-based systems that satisfy these requirements. As
mentioned earlier we already have small-scale physical systems that prove the
exponential computing power of quantum computers. But considering that quantum
computing is still in its early years, it is not yet clear which one of these embodiments
would be the winner technology to best host and mature quantum computing
hardware.

2

1.2. Physical Realizations of Quantum Computers
To build a quantum computer any two-level system could be used provided that they
could fulfill the DiVincenzo criteria listed below:
1. A scalable physical system with well characterized qubits
2. The ability to initialize the state of the qubits to a simple fiducial state, such as
|000 … ⟩
3. Long relevant decoherence times, much longer than the gate operation time
4. A “universal” set of quantum gates
5. A qubit-specific measurement capability
Through the short history of quantum computing, many different physical systems have
been researched, each with some success in meeting these criteria. The initial research
started with nuclear magnetic resonance and ion traps. In the NMR technique, the
nuclear spin of atoms is used to construct the two-level system. In 2001, Vandersypen
et al used9 Shor’s prime factorization algorithm on a seven-spin molecule to factorize
15. In the ion trap technique, individual ions are isolated using strong electro-magnetic
fields and suspended in vacuum, forming a linear array of ions, cooled using laser
pulses10. The ground and excited states of each ion is used as the two states of these
qubits. The first controlled-NOT gate was demonstrated on an ion trap system by
Monroe et al11 in 1998. Superconducting systems have attracted a lot of interest in the
past few years. These systems are easier to manufacture because they use macroscopic
3

LC oscillators that when superconducting act as quantized hormonic oscillators. When
combined with a Josephson junction they create non-degenerate quantized energy
levels that could be used as the two states of superconducting qubits. There are a few
variations of combining a Josephson junction with an LC circuit that give rise to Flux,
Charge and Phase cubits12, 13. Kjaergaard et al have compared these variations and the
current state of this technology in details14. The recent advances in superconducting
quantum computing are partially owed to the interest shown by large corporations such
as Google, IBM, Intel and Rigetti, that have been all competing in this space.
Figure 1.1 shows Intel’s progress in building superconducting quantum chips. The 49qubit chip, named Tangle Lake, is a 3-inch by 3-inch chip that uses 108 radio frequency
(RF) connections for control and read-out15. Figure 1.2 shows Google’s Sycamore chip
which was used in their quantum supremacy experiment. This chip has 54 qubits at the
center of the package, surrounded by arrays of RF connectors. According to the
supplementary material there are 205 RF connections for qubit control. Considering that
for real world applications of quantum computers we may need millions of qubits 16, it is
easily seen that superconducting circuits are not going to be scalable due to the size and
number of connections and control electronics.

4

Figure 1.1 From left to right: Intel's 7, 17 and 49-qubit superconducting quantum chip.

Figure 1.2 Google’s packaged Sycamore Processor. Supplementary Information

5

1.3. Electron Spin Qubits
In 1998 Loss and DiVincenzo first proposed17 using single electron spins as two-level
systems. In the initial research that followed, AlGaAs/GaAs was used as the substrate to
confine and manipulate spins in quantum dots18, 19. Due to the presence of nuclear spin
in all isotopes of Ga and As, this choice of materials showed 20 degraded quality of
coherent control and coherence time of qubits. Considering that natural silicon only has
about 4.7% of 29Si isotope with non-zero nuclear spin and the fact that we can remove
this isotope to produce a 28Si with minimum nuclear spin promises up to three orders of
magnitude higher coherence times compared to GaAs 21, 22. Recently Intel showed a 12
inch isotopically purified 28Si wafer that was used to process spin-based quantum bits 23.
Another reason that makes silicon attractive for quantum computing is that it has low
spin-orbit coupling. Furthermore, all the advancements in semiconductor processing in
the past decades could be used for further integration of quantum devices and highvolume fabrication of them24.
1.4. Goal of This Work
Electron-spin-based semiconducting qubits work by electrostatically isolating a single
electron in a quantum dot, only a few nanometers in diameter, and using a gate bias to
manipulate its spin. This provides excellent control over the transport of charges and
manipulation of the quantum states and is one of the advantages of these systems but
also means that the state of the electrons and the quality of these qubits could be
6

significantly affected by surrounding nonidealities. Figure 1.3 shows some of the various
sources of these nonidealities surrounding a quantum dot that could affect its
characteristics or quality. Some of these environmental elements such as presence of
isotopes with non-zero nuclear spin could be controlled or improved globally. Presence
and magnitude of trapped charges in the oxide could be simulated or electrically
measured. However, some of the other factors such as crystalline defects or interface
roughness, presence of chemical impurities, or changes in strain fields due to proximity
to metallic surface gates, are very localized and could have varying magnitude. The
identification and quantification of such sources of nonideality requires advanced
structural and chemical characterization techniques and tools with adequate resolution
and detectability.

7

Figure 1.3 Schematic of a MOS electron spin qubit device with two Barrier gates and a Plunger gate placed
on a thin Si oxide layer showing various nonidealities surrounding a Quantum Dot. a) charged defects
within oxide or at the oxide/Si interface, b) non-zero nuclear spin pollution, c) crystalline imperfections in
the substrate or Si/Ox interface, d) impurities with fixed charges, e) localized strain fields introduced by
surface gates

With all the interest in quantum computing in the past two decades, there is a lot of
academic research happening in this field, however limited access to advanced
structural characterization techniques has resulted in interpretations or assumptions
that mainly rely on electrical measurements or in some cases only top-down scanning
electron microscopy (SEM) or atomic force microscopy (AFM) images.
In contrast, during the development and fabrication of devices that are intended for
functioning products, detailed and precise analyses are required to understand the
exact root cause of each contributing element. The analyses summarized here, have
been collected in support of fabrication and characterization of electron spin qubits
under development by Intel. They have been used to identify, quantify, and eliminate
8

various issues found in the high mobility channels including the sources of nonidealities
listed above. We have used numerous common TEM techniques to characterize
structural and chemical properties of these devices. We have also used an advanced
TEM technique called Nanobeam Precession Electron Diffraction (NPED) to characterize
intentionally embedded strain in Si quantum wells in heterogeneous Si/SiGe quantum
devices. We have also demonstrated presence of unintentional strain in integrated
devices that is known to be the main source of observed spurious quantum dots in
electron spin qubits. The research using strain analysis of quantum devices that is
performed in room temperature as well as cryogenic temperatures is the first in the
field and has not been published before.

9

1.5. Outline of this dissertation
In chapter 1, a brief introduction to quantum computing and the current configurations
used for spin-based quantum devices is presented. In chapter 2, the main active
components for Si spin-based quantum devices are described and their role in a
functioning qubit is explained. In chapter 3, the stacks for SiGe/Si and SiMOS based
quantum devices are defined and the characterization required to qualify and improve
them are detailed. In chapter 4, details related to TEM sample preparation and
specifically sample preparation of biaxially strained materials for strain analysis in TEM
are presented and practical solutions to some of these challenges are described.
Chapter 5 is about the specific TEM technique used for strain analysis in this work. In the
following chapters 6, 7, 8 and 9 the strain analysis technique is used to analyze different
materials for strain, such as the Si/SiGe stack as well as subtractively patterned metal
lines. These metal lines mimic academic way of fabricating surface gates and
Replacement Metal Gates (RMG) that are more representative of the industry standards
for patterning gates. In chapter 10, some of the strain analysis experiments from
previous chapters are repeated under cryogenic conditions to investigate the effects of
temperature on both the technique as well as the strain results.

10

2. Materials for Electron Spin-based Quantum Computing
One of the appeals of the spin-based quantum computing for the semiconductor
industry is that its components are quite similar to the components of a modern
transistor that this industry excels in manufacturing. At the device level, we can divide
different components of a spin-based quantum device into 3 functional categories:
a) A defect-free substrate, that is used to form a high mobility 2-dimensional
electron gas
b) Top gates, that are used to confine dots, manipulate spin and perform readout
c) Contacts and metal interconnects, that are used to supply electrons and route
signal
We will briefly discuss these components and their function and relevant
characterization.
2.1. High Mobility Channels
The first step to build a quantum dot-based spin qubit device is to form a high mobility
channel so the electrons could be transported and confined to dots. Currently, there are
two most popular configurations for electron spin-based Si quantum dot systems are 1)
using a silicon and silicon oxide interface as the channel. We will address devices based
on this channel as SiMOS devices and 2) having an embedded Si film in a relaxed Si 1-xGex
stack and using the interface between the Si and Si1-xGex as the high electron mobility
11

channel to confine quantum dots and manipulate the electron spin. We will call devices
that implement this configuration Si/SiGe devices. In the next sections, we will review
the physics and structure of each of these devices in more detail. The current
implementation of electron spin qubits in Si uses the same general idea of creating a
high mobility 2-dimensional electron gas (2DEG) within a perfect Si substrate. Confining
electrons and creating dots, using gates in order to create a Coulomb blockade regime
and empty the dots to the last electron, then write, operate and read the spin of the
electrons. There is no context to this sentence.
2.2. Surface Gates
Surface defined gate electrodes are used to confine electrons and form dots. Progress in
fabricating these gates has been parallel to substrate developments. Figure 2.1 shows 25
the first use of surface metal gates by Ciorga et al in 2000 for lateral confinement and
control of a quantum dot in GaAs. Figure 2.2 shows a similar design used by J. Petta in
2005 in order to form and control two quantum dots 18. The same group expanded26 this
design in 2016 to fabricate a device with 9 quantum dots in a linear array configuration
for spin control and 3 neighboring dots for charge sensing on a Si/SiGe substrate.
Development in the fabrication of the surface-defined gates has taken us to a point
where we can argue27 that with a similar integration scheme we can pattern overlapping
gates that are agnostic to the substrate and could be used for 2DEG formed in either
SiMOS, Si/SiGe or Ge/SiGe. The general configuration of surface gates for quantum
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devices has evolved to have two functional types of them in alternating setup. Barrier
gates (abbreviated as B-gates) are used to act as tunnel barriers in confining islands of
electrons into dots and then control the transport of electrons between dots. Plunger
gates (abbreviated as P-gates) that sit on top of the dots are used to apply a bias to the
electrons in the dot and change their potential energy levels during the transport,
control, and read-out processes. This P and B arrangement in a linear array is becoming
the industry standard24 configuration and is color-coded and labeled in Figure 2.3. In
Figure 2.4, we see a cross-sectional TEM view of the plunger and barrier gates of a
SiMOS quantum dot device fabricated by Intel. In this view, we also see a third kind of
gates called accumulation gates. These gates are used to create an electron reservoir
away from the highly doped source-drain region in order to reduce the charge-noise
effects of the dopants.

Figure 2.1 One Dot Gates
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Figure 2.2 Two Dot Gates

Figure 2.3 Surface Gates for a linear Array of 9 Dots

Figure 2.4 Nested gate structure
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2.3. Contacts
In today’s transistors, to reduce metal to semiconductor contact resistance the area
under the source/drain contact is doped or implanted with ions. In contrast, electronspin-based quantum devices cannot have any charged species close to the dots since
those charged particles would interact with the electrons in the quantum dot and alter
the potential landscape of the channel. Due to this limitation metallic contacts to Si are
moved away from the active region of the device where quantum dots are formed and
instead, a new form of gates are employed to bias Si in those regions and bring
electrons closer to the active region. These gates that are normally wide and cover the
whole area between the contacts and the barrier/plunger gates are called accumulation
gates and act as virtual sources and drains. Figure 2.5 shows contacts that are
connected to the Si channel through the n+ doped contact area and are designed to be
far away from B and P gates. Accumulation gates form a 2DEG that extends from the
doped region to the barrier gates at the two sides of the active area. In characterization
of the contact region and accumulation gates we need to verify a conductive path
between the contacts and the doped/implanted region but no charged species under
the accumulation gates.

15

Figure 2.5 Cross-sectional schematic of functional components of a quantum dot device
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3. Devices studied in this work
3.1. SiGe heterostructures stack
The SiGe heterostructure device used in this work is a common structure used in SiGebased electron spin qubits28 and consists of a thin Si quantum well layer approximately
about 10 to 15nm that is grown on a 500nm relaxed Si70Ge30 layer with a consistent
percentage of Ge referred to here as the SiGe buffer layer and covered by another layer
of Si70Ge30 that is about 30nm in thickness which we will call SiGe spacer. This stack
creates a buried Si channel that is under a tensile strain in [110] direction due to the
difference in lattice constant of Si and Si70Ge30. There are not any commercially available
relaxed Si70Ge30 wafers to be used as the substrate for the buffer layer, so we had to
fabricate a virtual Si70Ge30 substrate. There are various processing approaches to the
growth of the virtual substrate. One can abruptly deposit a 30% concentration of Ge on
an intrinsic Si wafer (See Figure 3.1), linearly increase the Ge concentration from 0 to
30% (Figure 3.2) or go in multiple steps with fixed concentration for each layer (Figure
3.3). Ultimately what is desired, is to have a fully relaxed virtual substrate with minimum
number of defects and lowest possible surface roughness. We have done a design of
experiment on all these approaches, using Chemical Vapor Deposition as the growth
technique. Special care is taken to release strain caused by the lattice mismatch
between Si and Ge at the boundaries of these layers so that defects do not propagate to
the top surface and keep the active device region defect-free. Then cross-sectional TEM
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is used to analyze, compare and improve the defect characteristics of these 3
approaches. High resolution TEM is then used to characterize the number of defects
propagated up to the quantum well level and the best growth technique is selected
based on the results. Figure 3.4 shows the schematic of the structure including the
strained Si quantum well which is where the 2DEG is formed and the quantum dots are
confined. The results of this work in optimizing the stack are patented 29 under
“Quantum well stacks for quantum dot devices” by the author. In chapter 6 we will dive
into characterizing devices fabricated on this stack.

Figure 3.1 XTEM image of the SiGe stack with abrupt transition

18

Figure 3.2 XTEM image of the SiGe stack with linearly graded transition

Figure 3.3 XTEM image of the SiGe stack with step graded transitions
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Figure 3.4 Generalized schematic of the SiGe stack including the strained Si channel

3.2. SiMOS-based devices
In quantum devices based on Silicon MOS structure, the interface between a relaxed
crystalline Si and a high-quality silicon oxide is used to create the high mobility 2D
electron gas. It is shown that by removing 29Si isotopes from natural Si we can minimize
nuclear spin noise and improve coherence times30. Since isotopically pure Si is not
available and is expensive to produce in bulk, it is normally added as a thin layer on top
of natural Si wafers. Intel, for the first time, showed 23, 31 this at an industrial level by
depositing a 100nm layer of isotopically purified 28Si using chemical vapor deposition
technique on top of a 300mm natural Si wafer. The oxide layer is also made by thermally
oxidizing the 28Si. Figure 3.5 shows the schematic of this stack and a cross-sectional TEM
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image of it. In this image we see no clear transition between the natural Si and the
isotopically pure Si, as well as no defects. This suggests ideal growth conditions and an
optimized stack. Similar to the SiGe stacks what is desired is a defect-free active region
with an atomically flat interface between the Si substrate and the SiO 2 layer. We will
discuss this stack and characterizations done to better understand and improve these
stacks in chapter 8.

Figure 3.5 a) Schematic and b) XTEM image of the SiMOS stack
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4. TEM Sample Preparation for Strain Analysis
Contributions to this chapter: All TEM samples presented in this work are prepared by
ORTEM group. Samples presented in Figure 4.4 are prepared by Daniel Hedinger. SIMS
analysis in Figure 4.5 and Figure 4.6 is performed by Dr. Andrew Budrevich. The wide
sample with thickness gradient shown in Figure 4.8 was prepared and converted by
Jeremy Brandt and the ZLP analysis on it was performed by Dr. Prakash Palanisamy. The
simulation summarized in Error! Reference source not found. was an extensive work
done at NIST by Dr. Neil Zimmerman and complimented by Dr. William Osborne at NIST.
All the strain analyses presented here are performed by the author.
4.1. General Considerations for Sample Preparation of TEM Samples
The need for site-specific TEM sample preparation in the semiconductor industry has
turned the Focused Ion Beam (FIB) based method into the preferred technique for
preparing TEM samples. The latest transistor nodes have moved to create features that
sometimes are under 10nm in size. Failure analysis of such devices requires samples
with comparable thicknesses to avoid capturing overlap of neighboring features and
materials. The FIB is the only technique that can deliver such precision. Other
advantages of FIB-based preparation are excellent control over dimensions and end
pointing as well as fast turnaround times. There are however disadvantages intrinsic to
this technique such as surface amorphization of the crystalline lamella through ion
beam damage as well as implantation of high energy ions into the sample. In addition to
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these concerns, we also need to minimize artifacts that could alter the strain state of
the sample if we are preparing samples for strain analysis. The most basic factor being
bending of the lamella during the ion milling process that could introduce external strain
or release the intrinsic strain of the sample.
In this work, we have used the FIB-based technique to prepare our samples. We will
review the details of the technique we have used and the results we have seen for ion
beam damage at the sample surface as well as ion implantation. We will discuss
strategies to limit these artifacts and present data.
4.1.1. Sample Bending and Introduction of External Strain
Sample bending due to uneven thinning of the lamella or due to relaxation of the
intrinsic strain during sample preparation is a common artifact. In many cases bending
of lamella could be compensated for by tilting to the local zone axis during the data
collection process, but for strain analysis purposes this bending could alter the local
strain profile and change the results of the analysis. In the case of samples prepared for
strain analysis, extreme care needs to be applied during thinning in order to avoid
bending of the lamella. Additionally, a technique is developed that uses creating a frame
around the region of interest as a way to structurally reinforce the lamella and avoid
sample bending. Figure 4.1 shows a schematic for this technique. Additionally, thinning
needs to be done uniformly for both sides of the lamella and in multiple stages to avoid
strain release or warping of the lamella. The operator needs to ensure they remove
23

known and well-controlled amount of material on each side before stopping and
switching to mill the other face of the lamella. This requires discipline and high skills and
situations where multiple samples would be compared to each other it is best if the
same person prepares all samples using the exact same routine.

Thinner region for strain analysis

Thicker region for structural reinforcement
Figure 4.1 Thickness profile of a sample prepared for strain analysis

4.1.2. Surface Amorphization Due to Ion Beam Damage
It has been shown32 that there is a linear relation between ion beam energy and the
thickness of the amorphous layer formed at the sample surface. A combination of lower
energy ion beams could be used to clean the damage caused by the higher energy
beams33. Using a Thermo Fisher Helios G4 we have lifted out lamellae and prepared
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[001] Si samples that are milled with 30kV, 5kV, 2kV, 1kV, and 500V Ga + ion beams. We
have then prepared cross-sectional samples out of these lamellae in order to image and
measure the amorphous layer formed on the two surfaces. Figure 4.2 shows
measurements of 22nm, 5nm, 2nm, 1nm, and a sub-nm film that match expectations.
The amorphous layer diminishes the quality of the high-resolution TEM images as well
as the diffraction patterns and could also modulate the strain values depending on the
thickness of the sample and intrinsic strain of the amorphous layer. Here we have
shown that benefiting from recent advances in instrumentation, it is possible to use a
500V Ga ion beam to clean the damage due to the 2kV beam so that we minimize the
surface amorphization to sub-nm levels.
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Figure 4.2 Measurements of surface amorphization of silicon in nm due to exposure to Ga+ ion with
different ion beam energies. In order from a) to e): 30kV, 5kV, 2kV, 1kV and 500eV.

4.1.3. Gallium Ion Implantation into the TEM Sample
Historically bright-field TEM imaging is used to image ion beam damage of the milled
surfaces. Using Low Angle Annular Dark Field imaging in STEM mode we can image subsurface damage caused by gallium implantation. Figure 4.3 shows the structural damage
is visible in LAADF STEM imaging but to better quantify and minimize Ga + implantation
during sample preparation a more quantitative technique is required. In order to
investigate sub-surface damage during TEM sample preparation, we have exposed a
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[001] Si surface to different Ga beam energies and have used Secondary Ion Mass
Spectroscopy (SIMS) to look at the implantation profile of these different Ga beams and
a combination of them in order to identify the best conditions for sample preparation.

Figure 4.3 a) BF-STEM, b) LAADF-STEM and c) HAADF-STEM

To quantify the depth of Ga ion implantation into the sample we have exposed a piece
of Si wafer to 4 primary beams with 30kV, 5kV, 2kV and 1kV energies, as well as a
combination of these primary beam energies that are typical in sample preparation as
described in the previous section: 30kV+5kV, 30kV+5kV+2kV and 30kV+5kV+2kV+1kV.
The beam dose and incident angles are carefully chosen to match those used in a typical
TEM sample prep technique. The duration of milling for each beam energy in the
combinational setup is used so that each milling cleans the amorphized materials
created by the previous beam. The expected values could be extracted from the
experiment that yielded the results shown in Figure 4.2. The areas are then marked and
analyzed using SIMS. Figure 4.4 shows an optical image of 5 of these areas and Figure
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4.5 shows the 69Ga+ ion implantation profile for each individual primary beam and in
Figure 4.6 we see the 69Ga+ ion implantation profiles for all 7 milled areas. This shows
the 69Ga+ concentration in the combination of 30kV+5kV+2kV and 30kV+5kV+2kV+1kV
match the 69Ga+ concentration of 2kV and 1kV beams at 5nm and 2nm depths. This is
valuable information and means by using these combinations not only we are able to
remove the amorphous layers but also most of the Ga implantation caused by higher
energy beams.

Figure 4.4 Optical image of 5 of the areas FIB milled with different beam energies for SIMS analysis

28

Figure 4.5 SIMS analysis of Ga profile for single beam energies
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Figure 4.6 SIMS analysis of Ga profile for combinational beam energies

4.2. Preparation of Samples with Biaxial Strain
The specifics that a TEM lamella is prepared to, is partially dictated by the TEM
technique used to analyze that sample. The TEM technique we will be using to
characterize the local strain is Nano-beam Precession Electron Diffraction, referred to
here as NPED. We will use a modified lift-out technique that is optimized for not
introducing external strain into the lamella. However, for devices with an intrinsic strain,
it is expected that changing their geometry by cutting them into a thin TEM lamella
relaxes the strain due to the two free surfaces created by sample preparation. Another
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concern is possible strain changes due to implanting Ga+ which has a larger atomic
radius than Si. Here we will discuss these two concerns.
4.2.1. Strain Relaxation Due to Lamella Thinning
For samples with intrinsic biaxial strain, it is shown by simulation and validated with
CBED that when thinning a TEM lamella out of the bulk sample we relax the crystal to an
extent and therefore the strain value that is experimentally measured using the thin
TEM samples does not equate to the original strain in the three-dimensional device.
Other groups have worked on validating CBED strain results using 300 nm thick
samples34. This thickness of a sample suits the CBED technique and is only useful for
large devices. Considering present semiconductor manufacturing dimensions where
gate widths are sub-30nm and smallest features sometimes go under 10nm, we cannot
afford 300nm thick samples and must push sample thickness down to about 25nm to
40nm, which in turn will exacerbate the strain relaxation problem. As the first evidence
of strain relaxation in our Si70Ge30 stack shown in Figure 3.4 we have measured the
strain in the Si QW using the NPED technique. The lamella is prepared using all the
knowledge from the experiments related to surface amorphization and ion implantation
explained previously in this chapter. Figure 4.7 a) shows a cross-sectional STEM image of
the lamella close to the top surface where the strained Si quantum well (SiQW) lies and
where the strain measurements are performed. Figure 4.7 b) shows the strain profiles
extracted from NPED strain maps in both [110] and [001] directions. Based on the lattice
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parameters of 0.5431 nm for Si and 0.5658 nm for Ge and 0.5493 nm for Si70Ge30 we
expect the theoretical tensile strain value of +1.14% in [110] direction. We see that in
Figure 4.7 b) our measurements in the Si QW matches this value. Based on the Poisson
ratio we expect a value of about -0.8% compressive strain in [001] direction but as we
see in Figure 4.7 b) we only measure about -0.3% compressive strain within the SiQW.
This suggests we are suffering from strain relaxation during the sample preparation as
suggested in literature. To investigate the elastic strain relaxation due to the lamella
thickness we have prepared a 10-micron long lamella with a thickness gradient using the
FIB sample prep technique and all known best practices.
Figure 4.8 shows the cross-sectional view of this lamella. The sample is thicker on the
left side and gets thinner as we move to the right side. Then we have measured strain
values at 7 locations with different thicknesses along the width of this lamella. Using
Electron Energy Loss Spectroscopy and by analyzing the Zero Loss Peak (ZLP) at each of
these locations we have estimated the thickness of the lamella at each location where
the strain analysis was performed. Figure 4.9 b) shows the thickness at each region of
interest (ROI) obtained by EELS. After all strain analyses were completed, we have made
two cross-sectional cuts at region 1 and 7, so we can physically verify the lamella
thicknesses. In Figure 4.10 the cross-sectional cuts show thicknesses of 145 nm and 37
nm at the SiQW level which closely match with the EELS-based measurements. Based on
these two cross sections we can conclude that the rest of the thicknesses are also
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accurate. Figure 4.10 b) also shows that the thickness of the amorphous layer on the
two sides of the lamella is at 2 nm which is aligned with our expectations.
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Figure 4.7 STEM image of the strained Si QW and relaxed SiGe30 layers. b) the strain profile in both [110]
and [001] directions.
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Figure 4.8 XTEM image of the SiGe stack that is thinned with a thickness gradient

Figure 4.9 a) Location of each strain analysis along the 10u lamella from the thick to think side. b) Lamella
thickness at SiQW estimated by EELS ZLP analysis and associated with each region of interest for NPED.
ROI stands for Region of Interest.
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Figure 4.10 Cross-sectional conversion of the lamella at a) ROI#1 and b) ROI#7

Now that we have a good understanding of the geometry of our lamella, we can analyze
the strain maps at each location. Figure 4.11 shows the strain profiles in [110] direction
and as we expected the lamella holds its strain in this direction and we do not see a lot
of variation due to thickness of the lamella. However, as we see in
Figure 4.12 the strain profiles in [001] direction show a lot of variation. The overlay of all
7 strain profiles is quite crowded so to simplify the comparison of the plots we have
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picked 3 of the locations to compare. ROI #1 with 143nm thickness, ROI #4 with 55nm
thickness and ROI #7 with 36nm thickness. These profiles are shown on Figure 4.13.
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Figure 4.11 Strain profiles in [110] direction for all 7 locations

Figure 4.12 Strain profiles in [001] direction for all 7 locations
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Figure 4.13 Strain profile of 3 with thicknesses of 143nm, 55nm and 36nm

Now looking at Figure 4.13 we see that the thickest part of the lamella at 143nm shows
the smallest amount of strain relaxation and has a compressive strain of about -0.55%
while the thinnest part of the lamella at 36nm is completely relaxed to 0 and even
shows some tensile strain. This +0.15% tensile strain could be associated with the 2nm
amorphous layers that cover the two sides of the lamella. In the next section we will
compare these with the simulation results.
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4.2.2. Simulation of Strain Relaxation of SiQW in SiGe/Si/SiGe stack
As the best way to better understand the deviation of strain measurements from the
expected values, Dr. Neil Zimmerman at NIST has used finite element analysis in
COMSOL to simulate strain relaxation of lamella relative to its thickness and his work
was then repeated by Dr. William Osborne at NIST using Abaqus. These two rounds of
simulations have shown similar results with minor numerical differences between the
simulations. They have also shown a matching trend between simulation and the NPED
strain measurements. The strain in [110] direction fully matches between simulations
and the NPED results and as we see in Figure 4.11 there is not much variation between
different thicknesses either. In [001] direction however, we see that both simulations
predict a compressive strain of -0.8% for the thickest region and a compressive strain of
larger than -0.5% for the thinnest region. What we see in the NPED measurements is
that for the thicker 143nm region we measure about -0.6% compressive strain and for
the thinnest region of 36nm we are measuring somewhere around 0, meaning that our
crystal has relaxed to having no strain or even shows some tensile strain in [001]
direction. This is completely in contrast with the simulations, and it hints at the fact that
there might be other factors that affect the strain in [001] direction other than creation
of the two free surfaces at the sides of the lamella. Ga implantation during FIB sample
prep and existence of two 2nm-thick silicon oxide layers on the two surfaces of lamella
shown in Figure 4.10 b) could be contributing to this strain modulation and they are not
factored in the simulations. Further and more involved simulations are needed to be
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able to fully understand and quantify factors that contribute to strain measurements
using TEM. Figure 4.14 shows a summary table where we have compared the simulation
and NPED results for 4 different regions with varying thickness.
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4.2.3. Conclusions and Future Plans
Based on what we have observed here we can conclude that preparing TEM lamellae
would physically alter the strain state of a biaxially strained system and modulate the
measurements taken with any TEM technique. Using TEM as a localized strain
measurement technique in integrated devices is inevitable so in order to understand all
the artifacts introduced during sample preparation, including strain relaxation on free
surfaces, ion implantation, the effect of native oxide and sacrificial caps deposited
during sample preparation, we have to heavily rely on simulation techniques to calibrate
the TEM measurements and if required back-calculate the original strain present in the
3D structure of the device. In the meantime, following detailed and stringent
procedures, we can still compare measurements between different samples
qualitatively and use increasing or decreasing trends for process optimization but there
are many assumptions made in this process.
As a future follow up to this study, preparing a sample with only mechanical polishing
and comparing the deviation from simulations could verify the effect of Ga ion
implantation in sample preparation and its role in altering the strain measurements. Of
course, with this kind of sample preparation technique one does not have any control
over end-pointing of the lamella and can only be used for non-patterned substrates.
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5. Strain Analysis using TEM
5.1. Strain
Strain in general is defined as a measure of deformation of a body under an applied
force. The force that causes strain could have many different sources such as external
mechanical pressure, surface tension, misfit due to epitaxial growth of crystals with
different lattice parameter, presence of dopants or vacancies in a crystal, thermal. We
will use the case of the epitaxial growth of two crystal structures with different lattice
constants to define strain. In Figure 5.1 we see two crystals representing Si and Ge on
the left. As the figure shows Ge has a larger lattice parameter so if we epitaxially grow Si
with a smaller lattice parameter on a Ge crystal, the Si lattice must stretch in x and y
directions to match the same lattice parameter as Ge. This creates a tensile strain in
both x and y directions that is also equal because the crystal and the growth is
symmetrical in those directions.
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Figure 5.1 Epitaxial strain of Si growth on Ge where a Ge and aSi are lattice constants of Ge and Si

Now we define strain in each direction as the deformation of the crystal in that direction
with respect to its original relaxed size divided by the original relaxed size:
ϵxx= (afinal-arelaxed)/arelaxed

Equation 5.1

Based on this for the strain in the epitaxially grown Si layer in x and y directions we will
have:
ϵxx= ϵyy= (a-aSi)/aSi

Equation 5.2

Where a is the new lattice parameter after deformation in ether x or y direction. There
are numerous bulk analytical techniques that can directly or indirectly measure the
deformation in the crystal structure. These include X-ray based techniques that use the
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Bragg law to calculate the lattice parameter, electron beam diffraction techniques that
image the diffraction pattern of materials, or Raman spectroscopy techniques that
measure the atomic vibrations and link them to the separation of atomic bonds in to
calculate strain values. Between all the techniques that can provide localized strain
information, TEM based techniques have the highest spatial resolution and are the only
techniques that could be used in today’s devices with modern nm-level structures. In
the next section, we will have a quick review of a few TEM-based techniques used for
the measurement of nm-scale local strain in crystals.
5.2. A Summary of TEM-based Strain Analysis Techniques
With the use of strain engineering in the semiconductor industry35, 36 there has been a
need for accurate localized strain analysis to understand and improve processing
conditions that create and preserve the intentional strain integrated into these devices.
Some of these strain analysis techniques include lattice distortion measurements using
high-resolution TEM images (HRTEM) or high-resolution Scanning TEM images
(HRSTEM). These two techniques rely on finding the exact location of each atomic
column in HRTEM or HRSTEM images using image processing algorithms 37, 38 and
calculating the strain based on distortions found in the structure of the lattice. Dark field
electron holography (DFEH) is another advanced technique used for strain mapping 39, 40.
In this technique the electron beam is split in two and passed through the reference
area with known strain (usually relaxed) and the region of interest (ROI). Then a biprism
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is used to interfere the two electron beams and form an interference pattern. The
electron phase shift map could then be used to calculate the strain map utilizing a
geometrical phase analysis (GPA) algorithm. Another family of techniques is the ones
that use analysis of diffraction patterns acquired from the ROI and measure changes in
the lattice parameter compared to the lattice parameter extracted from a reference
area. Both nanobeam electron diffraction (NBD or NBED) and nanobeam precession
electron diffraction (NPED) use this mode. NBED is a simpler strain measurement
technique in which, unlike HRTEM, HRSTEM and DFEH the reference area does not need
to be in close proximity of the Region of Interest (ROI) and this makes this technique
quite flexible for different materials and devices. This technique is successfully used￼
to measure strain in SiGe and because of its flexibility and relative simplicity is a popular
technique in user labs. Due to the need for a parallel-beam probe in order to get
diffraction patterns, this technique requires a 3rd condenser lens which makes the
technique limited to a smaller group of advanced TEM tools such as FEI Titan. In this
technique we acquire a collection of points, each with a diffraction pattern associated
with it and could be used in a 1D form to acquire strain line scans or in a 2D form to
constitute 2D strain maps. In the case of 2D strain maps because each pixel is associated
with a 2D diffraction map, sometimes this technique is also called a 4D-STEM
technique41. For precession electron diffraction (NPED) the basics of how the strain is
calculated using a collection of diffraction spots is the same but the main difference is
that for each diffraction pattern the electron beam probe is precessed around the zone
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axis before it passed through the sample and then the pattern that is formed is
descanned back to form the diffraction pattern. To be able to perform these two actions
the microscope needs special deflection coils above the sample plane to perform the
first precession and another set of deflection coils after the sample plane to descan the
patterns back to an otherwise conventional diffraction pattern as well as software that
can control and align all this. The main effect of the precession is that it averages the
intensity of all pixels while the beam is being precessed which in turn suppresses the
dynamical effects and produces much better diffraction patterns with more uniformity
for each diffraction spot. NPED is shown42 to have higher accuracy compared to NBED.

Figure 5.2 I) E-beam setup for a conventional diffraction pattern. X) E-bam precession only before the
sample plane Y) E-beam precession before and after the sample plane
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Cooper et al have done43 a through comparison of the four above mentioned strain
analysis techniques and have summarized the main differences in their Table 2 which is
also shown here as Table 5-1. As we see in this table NPED combines best precision and
spatial resolution with flexibility of a reference area anywhere in the sample and a large
field of view. The listed problems such as slow mapping time and data processing have
since improved and commercial packages from AppFive LLC 44 offer faster algorithms for
offline data processing that only take a few minutes.

DFEH

NBED

N-PED

HAADF STEM

Spatial resolution 4–6 nm

6 nm

2–5 nm

1–5 nm

Precision

0.02–0.05%

0.1%

0.02–0.05%

0.2–0.4%

Mapping

10–60 s

10–60 min

10–60 min

10–60 s

Field of view

1 μm

Unlimited

Unlimited

200 nm

On zone axis

No

Yes

Yes

Yes

Special
equipment

Stable biprism

3rd condenser lens

Precession

Stable
microscope

Reference

Close to ROI

Anywhere

Anywhere

Close to ROI

Data processing

Quick (On-line)

Slow (Off-line)

Slow (Off-line)

Quick (On-line)

Advantages

Rapid and precise
maps

Simple

Best precision

Best spatial
resolution

Problems

Need perfect
specimen

Inaccurate results

Data processing
long

Poor precision

Table 5-1 Comparison of different deformation mapping techniques performed on FEI Titan electron
microscopes operated at 200 kV.
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5.3. Experimental Setup for Strain Analysis
Based on the comparisons in the previous section we have decided to use NPED as our
analytical technique to quantify localized strain in TEM. It provides the best spatial
resolution and best precision and is quite flexible for use with a variety of material
systems. Precession also makes this technique less sensitive to local tilt of the lamella.
The NPED setup we have used for this work is a commercially available from
NanoMEGAS company and includes their TopSpin software package that is optimized for
collection and processing of 2D diffraction patterns for strain analysis. The NPED
hardware is installed on a JEOL JEM-ARM200 microscope with a 200kV electron beam
source. The condenser aperture used to form the electron beam probe for all the strain
maps is a 10-micron aperture which forms a probe between 1.5 to 2 nm. We have
consistently used a precession angle of 0.75 or 1 degree and the stepping used to collect
the 2D strain maps has always set to 2nm. This is to provide the highest resolution 2D
RAW data. Also, during the offline processing, we have not done any binning (bins set to
1) to preserve all the information collected.
NPED is a referenced technique meaning that a reference point on the sample is
selected to be used and all the acquired diffraction patterns are compared to the
diffraction pattern on the reference point in order to calculate the strain value for each
pixel of the 2D map or each point on the line-scan. The reference point is normally
selected so that it is from an area on the sample with a relaxed crystal, this is usually the
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relaxed substrate or a well characterized part of the structure. Furthermore, the
TopSpin software offers a few options for selecting the reference point during data
acquisition. One option is to use a specific point within the 2D strain map. In this case
the reference point is marked with a “Ref” annotation. Another option is to select a
point, a collection of manually selected points, a line or a 2D grid of points as the
reference for the strain analysis. When the Ref-point is not shown in the images, we
have by-default used the 2D grid option because by using a collection of points we
reduce the dependency on a single reference point.
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6. Characterization of SiGe/Si/SiGe Channels
Contributions to this chapter: All TEM samples presented in this work are prepared by
ORTEM group. SIMS analysis presented Figure 6.6 is performed by Dr. Andrew Budrevich
6.1. Interface Quality
For the SiGe/Si/SiGe devices the quality of the top interface between the Si layer and
the SiGe spacer is one of the most important factors in defining the performance of the
device. Nano-level details such as atomic steps as well as chemical sharpness of the
interface affect the energy level of valley states and therefore influence the amount of
valley splitting that lifts the 2-fold valley degeneracy in these devices. Physically the
ideal interface is one where the Si layer is atomically flat with no atomic terraces at the
top interface before the deposition of SiGe and there is no chemical intermixing of Si
and Ge during or after the deposition.
Since this interface is a buried layer after the full stack is processed, there are not many
techniques to characterize its quality and integrity. TEM is one of the best suited
techniques to verify this. Figure 6.1 shows an HRTEM image of the Si quantum well and
the SiGe30 layers surrounding it, as well as both interfaces. While the image resolution is
high enough that we can see the atomic columns but the contrast between the Si and
SiGe30 layers is not enough to quantify the interface quality or the transition layer
thickness. For this purpose, using HRSTEM in High Angle Annular Dark Field (HAADF)
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mode is a better option. This technique is more sensitive to the atomic weight of each
element, so we get a better contrast between Si and Ge. As we see in Figure 6.2 both
interfaces are much clearer, and we can see that for the top interface we have a flat
transition to SiGe30 with a slight gradient but at the bottom interface we see an abrupt
transition with a few-atomic-layer thick region where it is depleted of Ge concentration
and shows a similar Z-contrast as Si. This is an artifact originating from the thermal
treatment of the process when crystal growth of the SiGe30 is stopped and switched to
growing pure Si. We see that due to thermal processing a uniform front has diffused
into the Si layer and created an ultra-thin layer of SiGe 30 embedded inside the quantum
well. We have used a Cs aberration-corrected 300kV FEI Titan to collect the HRSTEM
image seen in Figure 6.2. Furthermore, we can extract a brightness linescan and extract
an average pixel brightness in [110] direction. This is shown in Figure 6.3. This linescan,
when normalized shows the highest intensity for SiGe30 and the lowest intensity for Si.
We can also use an error function fitting to calculate the interfacial abruptness 45 . Full
characterization of the interface shown in Figure 6.3 is published 46 and the
supplementary material shows the details of the interfacial abruptness analysis. The
linescan in Figure 6.3 also clearly shows the Ge-depleted region at around 43nm of
depth and we can use this linescan to measure the thickness of this film with more
accuracy and even estimate an average Ge concentration for it.
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Figure 6.1 HRTEM image of the SiQW and its interfaces with SiGe 30
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Figure 6.2 HRSTEM-HAADF image of the SiQW and its interfaces with SiGe30
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Figure 6.3 HRSTEM image of the Si/SiGe of the spacer, SiQW and the buffer (top) and an averaged
intensity linescan showing the thin layer of Ge that is diffused into the SiQW (bottom)

57

HRSTEM imaging could also be used for qualitative comparison of different growth
processes. We have used the same aberration corrected microscope to compare the top
interface quality between three different growth conditions. Figure 6.4 published by
Neyens et al47 clearly shows the presence of a Ge layer only a few monolayers thick and
shows how the transition from Si to Ge is abrupt with no visible intermixing or diffusion
as seen in Figure 6.2.
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Figure 6.4 a-c) STEM images of SiQW with a) no Ge layer, b) and c) with a thin layer of Ge. d-e) HRSTEM
images of the same interfaces showing an abrupt transition from Si to Ge in e) and f)
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Another way to characterize the interface sharpness is using Energy Dispersive X-ray
spectroscopy (EDS or EDX) but this technique will not have the resolution that HRSTEM
offers due to the larger spot size and will suffer from known artifacts associated with
EDS. It could however be used for characterizing presence of chemical impurities at the
interfaces or quantitatively confirm fluctuations in concentration of chemical species.
Figure 6.5 shows an EDS linescan at the top of the Si/SiGe stack, going through the SiGe
spacer, SiQW and capturing the top part of the SiGe buffer. On the lower HAADF-STEM
image we see a higher intensity film at the bottom interface of the SiQW which suggest
a higher concentration of Ge. The top linescan confirms that at the bottom interface we
have some Ge condensation which increases the concentration of Ge from 30% to 35%
atomic. A similar analysis could be done using secondary ion mass spectroscopy (SIMS).
During the switch between depositions of SiGe and Si, if the deposition chambers were
on separate tools, there is a chance that the wafer gets exposed to air. This will
introduce oxygen into the QW and impact the performance of the device. Figure 6.6
shows SIMS analysis of a Si/SiGe device from a wafer that was unintentionally exposed
to air during this switch. The increase in O- concentration is clear. The same analysis
could be done in a TEM using EDS, but detection limit of EDS is limited to 1 atomic
percent while SIMS is much more sensitive to trace amounts down to parts per billion
(ppb) and parts per trillion (ppt) levels.
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Figure 6.5 EDS linescan of the Si/SiGe spacer, SiQW and the buffer showing 5 atomic % increase in Ge
concentration at the bottom interface of the SiQW
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Figure 6.6 Secondary Ion Mass Spectroscopy of a Si/SiGe wafer that was unintentionally exposed to air
due to a leak. We can see the increase in O- concentration within the Si QW
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6.2. Strain Analysis of Si/SiGe Structures
In Section 4.2 we presented strain analysis data for the Si/SiGe system and discussed
sample preparation challenges of biaxially strained material systems. Most of the data I
have collected has been limited to substrate analysis. The presented challenge of
mismatch between the TEM based strain results and the expected values in the bulk
sample still remain unsolved. This rises from the fact that when a lamella is removed
from a biaxially strained bulk material we will have relaxation in the direction
perpendicular to the free surfaces. We saw that this relaxation also gets transferred to
the [001] direction where the crystal is not anchored. Simulation showed that the
amount of mismatch between TEM results and expected values is more than the full
amount of relaxation which suggests other factors involved in the modulation of the
strain values. All these challenges remain but considering that the strain values in [110]
direction are fully matching the experimental bulk measurements as well as simulations
and knowing that any external strain as a result of further processing will have a [110]
strain component, we can still use TEM-based strain techniques for qualitative
comparisons knowing that the quantitative values will still suffer from modulation due
to sample preparation.
Since the NPED technique is a relative measurement technique it is important that we
pay extra attention to what we select as our reference area and make sure that we
know the strain values for our reference area. As an example, for all strain maps shown
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in section 4.2 I have selected a reference area about 160nm from the top of the stack or
about 120nm into the SiGe buffer. This ensures that the strain in our reference area is
only dependent on how the virtual substrate is processed and doesn’t get influenced by
further processing of the stack. We have also used x-ray reciprocal space mapping to
verify that the SiGe layer at the top of the virtual substrate is fully relaxed. Now,
knowing that our reference point is relaxed we can evaluate strain values at any pixel or
point using the lattice parameter for the relaxed SiGe30. Figure 6.7 a) and c) show
typical 2D strain maps in normal direction for [110] and [001] exported directly from the
TopSpin software. Figure 6.7 b) and d) show line scans obtained by averaging a few
pixels through the depth of the sample. Looking at linescan in b) we see that our
average strain values remain at about 0% throughout the linescan. This means that our
crystal in [110] direction fully follows the template set by the buffer layer. For the
SiGe30 layers it means that they are all fully relaxed but for the SiQW layer it means that
our unit cell is stretched from a lattice parameter of 0.543 nm to match the lattice
parameter of SiGe30 at 0.549 nm.
Using ϵxx= ϵyy= (a-aSi)/aSi
Equation 5.2 we can calculate: εxx=(0.549-0.543)/0.543=0.01093≈1.1% which is
the maximum amount of tensile strain in Si when epitaxially grown on SiGe 30. The same
math lifts the -1.6% compressive strain we read in [001] direction from Figure 6.7 d) by
about 1.1% to -0.5% (compressive). What this means is that our Si unit cell in the two in64

plane directions is under 1.1% tensile strain (biaxially strained) and this in-plane biaxial
tensile strain is compressively pulling it down in [001] direction. This result is
comparable with values we showed in Figure 4.13. This adjustment of strain values will
always be required when using a relaxed reference point with a different composition
than the region of interest (in our case for the SiQW with a reference point in the SiGe 30
layer) and is performed for all graphs in chapter 4.
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Figure 6.7 a) 2D strain map of the Si/SiGe device in [110] b) linescan extracted from the [110] strain map
c) 2D strain map of the same area in [001] direction d) linescan extracted from the [001] strain map
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7. Strain Analysis of Parallel Metal Lines
Contributions to this chapter: All TEM samples presented in this chapter were prepared
by ORTEM group. All TEM imaging and strain analyses were performed by the author.
Many configurations of semiconductor-based quantum devices use metal gates to
modulate the potential landscape and create a coulomb blockade regime in order to
confine electrons in dots. The difference in the intrinsic strain values between these
metals and the semiconductor could be increased by the difference in their coefficient
of thermal expansion and the fact that metals are usually deposited at elevated
temperatures and the quantum device ultimately needs to operate at mK temperatures.
All these accumulative effects create unintended strain within the semiconductor. It is
shown that this unintended strain changes the potential level by 10 meV per 0.1% strain
and this is enough to create unintended spurious dots 48. Here we will look at
experimentally measuring this strain in Si caused by metal gates in different
configurations and with various sizes.
7.1. Strain Induced by Subtractively Patterning Metal Lines
As the first and simplest configuration, we have subtractively patterned parallel metal
lines with varying width and pitch. To do so, we have started with a (100) silicon wafer
that has a thin layer of oxide on it. A blanket layer of metal is then deposited on the
wafer. A layer of hard mask is then put down and patterned. A directional etch has
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removed the metal where hard mask was not present. Here the oxide layer also works
as the etch stop. In Figure 7.1 we see a low magnification image of the lamella prepared
from this wafer showing 3 different metal lines with varying width (d) and pitch (p)
between the lines. Figure 7.2 shows a higher magnification cross-sectional view of two
of these metal lines at the center of the lamella. This shows a view where all the
patterning is complete, and we can see details of different components. These lines
resemble metal gates that are typically used and P gates and B gates to create quantum
dots and control electron transport.

Figure 7.1 Low magnification image of the XTEM sample showing different structures patterned
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Figure 7.2 XTEM image of subtractively patterned metal lines on Si

As indicated with red arrows in Figure 7.2 in the bright-field TEM image we see a
contrast at the top of the Si layer between the metal gate lines. This contrast was
initially suspected to be a damage layer formed either during the etch process or during
TEM sample preparation. Further investigation by using energy dispersive x-ray
elemental mapping and high-resolution TEM imaging did not show any chemical
contamination or structural damage raising the possibility that this was simply strain
contrast visible in bright field TEM mode.
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Figure 7.3 shows strain 2D maps we have collected of the gates with 30 nm width and
120 nm pitch. Section c) shows the εxx in [110] direction where the channel is
compressed up to -0.3% between the metal gates where there is no metal covering it.
The contrast comparison between the image in Figure 7.2 and section c) of Figure 7.3
suggests that what we see in the bright-field TEM image is mainly the εxx strain in [110]
direction. Looking at the εzz in [001] direction we see that the Si substrate is under a
tensile strain up to around +0.1% between the gates. This tensile strain is distributed
deeper into the substrate. We also see a very localized compressive strain under the
metal gates, again up to -0.3%.
Figure 7.4 shows strain 2D maps for the wider metal lines. Here we see a similar pattern
where between the metal lines we have a compressive strain of about -0.3% in [110]
direction and a tensile strain of about 0.1% in [001] direction.

Figure 7.3 a) Bright Field STEM image of the metal lines. b) The area where the strain map is collected c)
epsilon xx strain map in [110] direction, d) epsilon zz strain map in [001] direction
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Figure 7.4 a) Bright Field Scanning TEM image of the metal lines. b) The area where the strain map is
collected c) epsilon xx strain map in [110] direction, d) epsilon zz strain map in [001] direction

Comparing the results for the two geometries we can see that there is a difference in
the depth of the strain fields produced by wider metal lines versus narrower metal lines.
In the wider lines the strain between the lines goes much deeper into the substrate. The
gate configuration shown here is known as passive gate setup where the quantum dots
are formed under the gates and there are no barrier gates between these active gates.
However, as we saw in Figure 2.3 and Figure 2.4 the more common configuration is to
have barrier gates patterned between the plunger gates so we can actively control the
potential barrier. The two structures shown and analyzed here are intermediary steps to
a more complete design where we pattern a second set of metal gates between the
existing ones. Figure 7.6 shows a cross-sectional TEM view of this configuration after
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both set of gates are processed. We will call that configuration a “nested metal” line and
will discuss it in detail in the next section.
7.2. Strain Analysis of Nested Metal Lines on Silicon
As the next step, we have continued with the patterning of the second set of gates
between previously processed lines shown in Figure 7.1. We have etched into that
isolation layer between gates and deposited the gate oxide layer. The second set of
gates have been grown in between by using the atomic layer deposition technique. A
final polish step is used to planarize the whole stack. Figure 7.5 shows the final
arrangement of these metal lines in low magnification.

Figure 7.5 Low magnification XTEM image of the sample showing nested lines with varying widths

Figure 7.6 shows a higher magnification cross-sectional view of the fully processed
nested metal lines. The two types of metal lines seen in this image resemble what would
be plunger and barrier gates in a functioning quantum device. The dimensions are also
designed so that they are comparable with academic versions at about 110 nm of pitch
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that includes both the plunger and barrier gates and the required spacers between
them. In this combination, one could decide to use either of these metal lines as the
plunger gate but usually, a smaller dot is more desired so the lines with narrower widths
are normally used as plunger gates and the wider lines are used as barrier gates to form
a Coulomb blockade regime. Based on our learnings from the previous strain maps we
can already see some strain contrast at the corners of the metal lines indicated by red
arrows. We will follow this up with NPED strain analysis to quantitatively evaluate this
expected strain.

Figure 7.6 XTEM image of nested metal lines on Si
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Figure 7.7 a) Bright Field STEM image of the metal lines. b) 2D strain map in [110] direction, c) 2D strain
map in [001] direction

Figure 7.7 a) shows the area of interest under the nested metal gates where we have
collected the data. b) and c) show the 2D strain maps of the selected area with the same
color scale shown to their right. The reference point selected for the strain maps is also
marked on the 2D strain maps. Unlike the Si/SiGe structures discussed in section 6.2
both the region of interest and our reference are Si so there is no need for recalculating
the strain values and we can use the obtained 2D maps as they are. We have chosen our
data acquisition box so that it also includes the bottom part of the metal gates, that way
we can corelate the exact locations where each gate sits and how strain is localized with
the arrangements of the gates.
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Figure 7.7 b) and c) shows that exactly between the metal lines we see about +0.25%
tensile strain in [110] direction and we measure about -0.2% compressive strain in [001]
direction right under the metal lines both the narrow and the wider lines. These
localized strain fields are experimental evidence for what Thorbeck and Zimmerman
predicted48 as the source of spurious dots. The exact magnitude of strain in each
direction will depend on the materials used, geometry of each layer and processing
conditions as well as the temperature at which the device is operated.
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8. Characterization of Si-MOS Channels
Contributions to this chapter: All TEM samples presented in this chapter were prepared
by ORTEM group. All TEM imaging and strain analyses were performed by the author.
As discussed in chapters 2 and 3, a significant amount of research and development is
dedicated to devices that use the interface between Si and Si oxide to form a 2DEG.
Here we will look at characterization required to develop these devices as well as
understand and improve their quality.
8.1. Isotopically Purified Silicon
Removing nuclear spin in Si by growing an isotopically pure 28Si is shown to significantly
reduce the decoherence time caused by the nuclear spin of silicon49. The capability of
growing an isotopically purified 28Si layer on a 300 mm industrial wafer was recently
shown50 in a semi-industrial setup. Here we have used an industrial supply of 28SiH4 to
epitaxially grow a 100nm thick 28Si layer on a 300 mm (100) silicon wafer using chemical
vapor deposition51. Then we have thermally grown 10 nm of 28SiO2 on the top surface.
The wafer then is transferred to an academic clean-room environment where 17 nm of
Al2O3 is deposited on it before patterning Ti/Pd metal gates. Figure 8.1 shows a
schematic view of the full stack including the metal gates as well as an optical top-down
view of the device. After forming a 2D electron gas at the 28Si and 28SiO2 interface a
single electron spin lifetime of 2.8 ms is measured at a temperature of 1.1 K. Here, we

76

will review the characterization of such a stack starting with the epitaxial growth of 28Si.
The chemical purity of the 100 nm thick layer is measured by secondary ion mass
spectroscopy which has high sensitivity as well as capability of measuring different
isotopes. SIMS shows a consistent concentration of more than 99.92% for 28Si both at
the center and edge of the wafer. We use atomic force microscopy to look at the
roughness of the top surface before the oxide layer is grown. This roughness could be a
representative of crystal defects extending to the top surface. AFM shows a maximum
excursion of 1 nm over a 250 um2 area. This roughness value is in agreement with high
resolution TEM image shown in Figure 8.5 taken at the top interface showing a flat
surface with no defects.

Figure 8.1 Schematic view of the stack and optical image of the Hall bar device
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Furthermore, in order to structurally evaluate the quality of the growth, we have
prepared cross-sectional TEM samples and imaged at 100 nm below the top surface
where it would be the transition from intrinsic natural Si to isotopically purified 28Si as
well as 1100 nm below the top surface where it would be the transition between the
high resistivity natural Si and intrinsic natural Si. The TEM images shown in Figure 8.2
show no abnormalities at these two levels that would indicate stacking faults forming or
the presence of any other kind of defects. Indeed, the crystal structure at these two
levels is perfect and the interface is indistinguishable.

Figure 8.2 XTEM image of the isotopically purified Si substrate
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8.2. Interface Quality
The most crucial interface in the functionality of the devices based on the above
substrate is the 28Si/28SiO2 interface. For such an interface the first thing to investigate as
a factor of quality is to check its structural integrity. We mentioned in the previous
section that the top surface was inspected by atomic force microscopy before the
growth of the oxide layer, and we measured a maximum roughness of 1 nm. This
provides a macroscopic view. We have cut a cross-sectional TEM sample and inspected
the top surface. In Figure 8.3 TEM cross-section shows a flat top Si interface with no
visible defects as well as a diffraction pattern that shows the crystallinity of the
substrate. Using the Hall bar device, our collaborators at Delft University of Technology
have measured electron mobility of 9800 cm2/Vm reached at the carrier density of
n=1.13 x 1012 cm-2 and at a temperature of 1.7 K. This electron mobility corresponds to a
mean free path of 120 nm and is an indication of high quality of this interface.
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Figure 8.3 Top Si interface with no defects and a diffraction pattern that shows crystallinity

During the process development of isotopically purified Si, we encountered structural
defects. Figure 8.4 shows an example of such defects where we observed nano-scale
pitting at the top surface. Such defects would create disorder at the interface and cause
electron mobility degradation as well as reduced electron spin lifetime in the final
device. This defect mode was resolved by using an alternative cleaning solution.
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Figure 8.4 XTEM image showing pitting on Si surface

Starting from an atomically flat 28Si/28SiO2 interface, we need to ensure this interface
remains as flat and pristine as possible when the substrate goes through various
processing steps such as fin etch, shallow trench isolation polish and subsequent heat
cycles and all the required processing regarding gate patterning. We have evaluated the
flatness of this interface after various steps using high-resolution TEM. Figure 8.5 shows
a cross-sectional HRTEM image of the interface post oxide growth where we see atomic
steps only extend up to 8 Å.
In Figure 8.7 we see a cross-sectional HRTEM image of the interface after the etch step
that is used for fin patterning is processed and the shallow trench isolation (STI) fill and
81

polish is completed. We still see that the interface is defect-free and the highest atomic
steps we can measure are at 8 Å. Figure 8.6 shows the same interface after all
processing steps are completed and the device is at the final step, ready to be
electrically tested. At this point, the gates are all processed over the silicon oxide layer.
Here we have drawn our reference line lower where we can still see the silicon lattice
but the delta we see between the highest and lowest points is still sub-nm. The interface
is still defect-free and the variation in the measurement is still under 1 nm.

Figure 8.5 XTEM image of Si/SiO2 interface post oxide growth
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Figure 8.6 XTEM image of Si/SiO2 interface post gate processing
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Figure 8.7 XTEM image of Si/SiO2 interface post fin patterning and STI polish
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8.3. Characterization of Silicon Oxide
In the previous section, we talked about the Si/SiO2 interface. The silicon oxide layer is
typically grown thermally. This way we consume the 28Si and grow a pure 28SiO2. The
chemical purity of this oxide is usually evaluated using SIMS. The semiconductor
industry has a long history of improving silicon oxide qualities and the growth process.
TEM is used to evaluate thickness targeting and uniformity as well as the Si/SiO 2
interface sharpness as discussed in the previous section. The importance of a uniform
oxide thickness comes from the fact that thickness variations in the oxide layer would
modulate the distance of the gates from the dots formed in silicon and therefore would
create unintentional bias modulations that in turn would introduce noise to the system.
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9. Strain Analysis of Nested Gate Devices
Contributions to this chapter: All TEM samples presented in this chapter were prepared
by ORTEM group. All TEM imaging and strain analyses were performed by the author.
In this chapter, we will look at the strain analysis of SiMOS devices that have been taken
through the gate patterning and contact deposition process as well as the fabrication of
other layers that would deliver a fully functioning quantum device. By patterning metal
gates over Si fins, we expect to introduce unintentional strain in fins due to the
asymmetry of the structure. Here we will explore strain effects of gates in both
perpendicular to fin and gate directions. Considering that in this chapter we are working
on samples processed through Intel’s FAB and TEM sometimes reveals material and
structural information, we have masked some parts of the images. This is standard
publication practice we have also used previously24.
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9.1. Strain Analysis Metal Gates Cut in Parallel to Fin Direction
In chapter 7 we discussed the strain induced by subtractive and additive patterning of
metal lines on silicon and we saw how the deposition of metal lines creates localized
strain fields at the corner of these lines. The processing used in chapter 7 was one, more
resembling of processes compatible with the lab environments as well as academic
FABs. Since Intel introduced35 the 45 nm transistor process the semiconductor industry
has moved to replacement metal gate (RMG) process with gates patterned with a
sacrificial material first, usually poly Si, and then replaced with the final gate metal. To
make our quantum devices compatible with the 300mm advanced semiconductor
manufacturing process we have also used an RMG process to pattern both types of our
gates24. In Figure 9.1 a) we see the HAADF-STEM image of a planar cut capturing the
active area of the Intel device. We see the fan out that converges at the center and
shows how the gate contacts are made to the plunger and barrier gates. In this image
we see a blue line drawn perpendicular to the gates and over the active fin. Figure 9.1 b)
shows a bright field cross-sectional TEM image of the gates at the location of the blue
line. We see the four wider barrier gates and the 3 narrower plunger gates as well as the
much wider accumulation gates on the sides. We see how the RMG deposited metal
gates are sitting close on the silicon fin. Figure 9.1 c) shows a bright field cross-sectional
TEM image cut perpendicular to the two active fins and parallel to the direction of gates,
where the red line is drawn. We see the dot and the sensor fins and the gates that come
from the sides and pass over the fins.
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Figure 9.2 shows the NPED maps of the strain in Si under the RMG gate region. Image a)
shows the normal strain in [110] direction and b) shows the strain in [001] direction. In
these images we see that the area under the center gates is relaxed. This is mainly due
to symmetry and the center gates cancelling out each other. We can however see two
larger strain bands originating at the corners of the accumulation gates and connecting
at the center of the image forming an arc-shaped strain field. This result is intuitive and
in accordance with our observation with metal lines where we get strain fields at the
corner of the metal lines where the symmetry is broken.
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Figure 9.1 a) Planar HAADF-STEM Image of the Quantum Device b) XTEM Image of the RMG Deposited
Metal Gates in Perpendicular to Gate Direction (blue line) c) XTEM image of RMG Deposited Metal Gates
in Perpendicular to Fin Direction (red line). I don’t see any blue or red lines.
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Figure 9.2 a) NPED strain map of the Nested gate device showing normal strain in [110] direction b) The
2D strain map in [001] direction

For the above analyzed structure, the gates were processed so that they were landing
on Si. In order to study the effect of the distance between gates and Si we have added a
layer of Si oxide under the gates. Figure 9.3 shows that unlike the previous case where
we could clearly see a strain field between the corners of the accumulation gates, we do
not see any clear pattern. The only observation is that in [110] direction there is no
strain but in [001] direction we see some distributed compressive strain. This is an
expected result considering that SiOx is an amorphous material that is elastically soft. It
also shows that we could reduce strain effects by increasing the thickness of the oxide
and removing the metal gates from physical proximity of the Si crystal. To quantitatively
analyze the results, we have performed line scans under the right and left sides of this
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structure which are under the accumulation gates and the center which is under the
repeating nested gates.

Figure 9.3 a) 2D strain map in [110] direction under the nested gates b) 2D strain map in [001] direction

Figure 9.4 shows where the line scans are collected and Figure 9.5 shows the six linescans that start from the top of the Si substrate and go 50 nm into Si. As we see all line
scans are quite flat suggesting that there is not much variation in strain values as we go
deeper into Si and confirming that the strain from surface metal gates is dissipated by
the SiOx layer.
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Figure 9.4 Three line scans under the gates in a) [110] direction and b) [001] direction

Figure 9.5 Strain line scans in three different locations in for strain in [110] and [001] directions

Figure 9.5 also shows that there is about -0.1% compressive strain in [001] direction
which is evenly distributed evenly in Si. The strain line scans also show a tensile strain
value as we get closer to the Si oxide. The numerical values of 0.2% and 0.4% might not
be accurate because of errors in diffraction patterns as we get closer to interfaces, but
the general trend is true.
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9.2. Strain Analysis Metal Gates Cut in Perpendicular to Fin Direction
In order to have a better picture of how strain is distributed in fin-based Si quantum dot
devices we also need to cut these devices in perpendicular to fin direction. Figure 9.6
shows the perpendicular to fin cut providing how gates sit on the fins. Unlike the stateof-the-art fin-based transistors where gates wrap around the fins, in Si quantum dot
devices, gates only sit on the fins with no wrapping. This is because the two dots that
form on the top interface of Si need to be able to capacitively couple with each other
and having metal gates would interfere with that capacitive coupling or capacitive
sensing.
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Figure 9.6 Bright field cross sectional TEM image of the Si fins with gates running over them. The notation
shows quantum dots forming at the top of the fin and being capacitively coupled with each other

Figure 9.7 shows the strain analysis of Si fins that are cut in perpendicular to fin
directions. Image a) shows the bright field STEM image of the region of interest where
the strain map is collected. Images b) and c) show the 2D NPED strain maps collected in
[110] and [001] directions. It was suspected to measure localized strain at the corners of
the fins where the symmetry of the gates was broken. Figure 9.7 a) shows region of
interest where the strain map of the fins was collected with an overlay of red corner
lines that show where we expected to see localized strain. However, as we see in Figure
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9.7 b) and c) there are no clear localized strain fields at the corner of the fins. Contrary
to the fins shown in Figure 9.6 there is a thick oxide layer between the fins and the gates
and similar to what we observed in Figure 9.3 the oxide does not transfer the strain
created by the metal gates to the fins. This is an interesting finding that highlights the
significance of engineering the oxide layer, not only with respect to its electrical effects
on forming the 2DEG and providing a high quality and high mobility channel at the top
interface but also with respect to its role in transferring the strain caused by processing
metal lines or metal gates on top of the Si channel.

95

Figure 9.7 a) BF-STEM image of the active fins b) 2D strain map in [110] direction c) 2D strain map in [001]
direction
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10. Strain Analysis at Cryogenic Temperatures
Contributions to this chapter: All TEM samples presented in this chapter were prepared
by ORTEM group. Cryogenic strain analyses were performed by Dr. Amirali Zangiabadi at
Columbia University.
We have come a long way since 1981 when Dubochet and McDowall demonstrated 52
the first successful use of cryogenic electron microscopy to 2017 when Dubochet, Frank
and Henderson won the chemistry Nobel prize for developing the cryo-TEM technique
to image biomolecules. The main advantage that cryo-TEM offers is lower beam damage
which makes this technique the only solution to image organic and biological specimen.
Cryo-TEM is rarely used in conventional Si-based semiconductor industry mainly
because the material system used in the current technologies is not electron beam
sensitive and the electronic devices are typically operated in room temperatures. For
quantum computing however, conditions are different. Although Si spin qubit devices
use similar materials, but the final devices need to be operated at mK temperatures. As
we saw in previous chapters the difference in deposition temperatures of different
materials combined with their intrinsic strain could create significant amount of
unintended strain within our devices. Cooling our devices by 300 K and considering the
difference in the coefficient of thermal expansion between different materials and Si we
should expect much higher strain effects. This is what we are trying to investigate in this
chapter.
97

10.1 Instrumentation
With the popularity of cryo-TEM in biological sciences, there are currently commercially
available dedicated cryogenic TEM systems such as Thermo Fisher Krios and Glacios.
These microscopes are built with special holder designed to handle biological samples.
One cannot use these systems for the analysis of samples prepared on focused ion
beam systems using the lift-out technique. For these kinds of samples there are
commercially available53 special liquid nitrogen holders that operate at -170 °C and
liquid helium holders that nominally cool down to 20K and 6K. These holders are
available in single tilt and double tilt forms and could be used in on an otherwise
conventional TEM.
In order to obtain strain data for our experiments we needed a TEM system equipped
with the NanoMegas TopSpin hardware and compatible with a cryogenic holder and we
selected an FEI TALOS F200X at Columbia Nano Initiative and borrowed a Gatan 613
cryogenic holder from CUNY. The plan was to use a double-tilt holder which is more
suitable for NPED experiments but on the day of the experiments the holder was not
available, and we had to use a single tilt holder. Fortunately, the samples that were
lifted out on FIB systems were attached to the TEM grid with no tilt, so we were able to
be on zone axis without the need for a beta tilt. Other than the temperature and the
holder, we kept the rest of the parameters the same and in accordance with the best
practices suggested by NanoMegas.
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10.2 Some Practical Considerations Regarding Cryo-TEM of Lift-out Samples
In the FIB lift-out sample prep technique a lamella with a thickness of about 500 nm is
removed from the bulk of the sample and attached to the metal TEM grid which is
usually made from either copper or molybdenum using e-beam assisted deposition of Pt
or W. The concern was that during the cooldown process the difference between the
coefficient of thermal expansion of Si (lamella), Pt/W (weld material) and Cu or Mo (the
grid) could introduce mechanical strain and compromise the integrity of the weld. We
tested this for Si, W and Mo combination at Columbia under liquid nitrogen
temperatures and at Harvard under liquid helium temperature of 20K and did not
observe any weld failures.
Another concern was surface contamination. As a common practice in electron
microscopy, the lamella is usually placed in a plasma cleaner for anywhere between 3
seconds to a minute in order to remove any carbon-based contamination on its
surfaces. We also used an Ar plasma cleaner to remove carbon contamination from our
lamella but when it was loaded to the microscope and stabilized, we realized there was
a significant amount of contamination on the sample surface that was degrading the
quality of diffraction maps and also was destabilizing the sample. After some
troubleshooting, we realized that the whole surface of the lamella was covered with
water molecules that were crystalized in cryogenic temperature of the lamella forming a
thin layer of ice. This was happening because our lamella was in contact with air and
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absorbing some of the humidity of the room on its surface before loading to the
microscope. To prevent this, we heated the cryo-holder and the lamella after plasma
cleaning, then loaded it to the TEM. We also left the TEM column under pumping
overnight, so any possible water molecules get pumped out under the ultra-high
vacuum of the column. All cryo-TEM results presented in this chapter are collected in
this fashion. Another important learning from working with cryogenic holders was that
at low temperatures the sample is quite unstable with visible image drift and imaging
the sample with the electron beam introduces heat which causes more instability. Due
to this, it is difficult to find the region of interest especially using the TopSpin technique
which uses diffraction-based BF imaging. If the sample is from a blanket structure or a
repeating pattern with no identifiable feature, it will be difficult to locate the region of
interest especially in cryogenic temperatures.
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10.3 Effect of the Protective Si Oxide Cap on Strain
As the first part of every FIB based TEM preparation technique there is a sacrificial
protective cap that is deposited on the region of interest in order to protect it from
exposure to high energy ion beam. This protective cap, in many cases a Si oxide layer, is
the first material that is in contact with the region of interest. We first wanted to
investigate any possible differences in strain values created by this layer at room
temperature and in cryo-TEM conditions. We prepared a lamella from a blanket (100) Si
wafer with no processing on it. During the sample preparation process, we deposited a
100 nm thick layer of Si oxide by electron beam assisted deposition of Tetra Ethyl Ortho
Silicate (TEOS) on the Si wafer at room temperature. This layer is the layer sitting in
contact with the Si substrate and what we are going to measure its effects on the strain
measurements of an otherwise relaxed Si substrate. Figure 10.1 shows 2D strain maps
collected of the relaxed Si substrate at room temperature. As we see the strain in [110]
direction is quite flat (a and b) but in [001] direction we see that as we get closer to the
oxide layer there is some tensile strain measured (c and d). This is something also
observed before with other oxides. In Figure 9.5 we also observed that there was some
tensile strain as we moved closer to the top of the Si substrate and closer to the gate
oxide layer. On that sample we measured tensile strain in both directions with the value
of tensile strain in [001] direction being clearly higher than [110] direction. This is all
consistent with what we have previously observed here at room temperature.
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Figure 10.1 Room temperature NPED strain maps of (100) Si and e-beam deposited oxide cap. a) 2D strain
map in [110] direction b) Strain line scan showing a flat average strain in [110] c) 2D strain map in [001]
direction d) Strain line scan showing some tensile strain as we get closer to the Si/SiOx interface

After collecting the room temperature data for the protective cap, we cooled down the
lamella to -135 °C and collected a 2D map. As mentioned in the last part of the previous
section, because there were not any visually identifiable features, and because the
lamella had drifted during the cooling process, it was impossible for us to collect the
second set of data exactly at the location of the first set. Figure 10.2 shows the results of
the cryogenic NPED analysis on the bare (100) Si wafer and the in-situ deposited Si
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oxide. Please note that the direction of line scans is opposite to the ones in Figure 10.1
(b and d) and go from the left-hand side to the right.

Figure 10.2 Cryogenic NPED strain maps of (100) Si and e-beam deposited oxide cap at -135 °C. a) 2D
strain map in [110] direction b) Strain line scan showing a variation of ±0.05% strain c) 2D strain map in
[001] direction d) Strain line scan not showing a clear sign of strain as we get closer to the top interface

As we see in the 2D strain maps Figure 10.2 (a and c) the collected data is quite noisy.
The line scans show that despite the noise there is not a clear strain at the top surface
as we get closer to the Si oxide layer, and we should not be concerned with any
significant strain contribution due to the sacrificial capping layers.
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10.4 Strain Analysis of Parallel Metal Lines at Cryogenic Temperatures
As the next experiment we have loaded a sample similar to the one shown in Figure 7.2
with parallel metal lines subtractively patterned on Si. Figure 10.3 shows the room
temperature 2D strain maps as well as line scans taken under the metal lines and close
to the surface. As we see the results are close to what was presented in Figure 7.3 with
slight difference that in [110] direction (a and b) we see lower strain values. The strain
values in [001] direction match the measurements in Figure 7.3 d) both in value and
direction.

Figure 10.3 Room temperature NPED strain maps of parallel metal lines on Si. a) 2D strain map in [110]
direction b) Strain line scan parallel to the Si surface and under the metal lines not showing significant
strain modulation in [110] as we pass under the lines c) 2D strain map in [001] direction d) Strain line scan
showing up to -0.2% compressive strain under the lines and +0.1% tensile strain between the metal lines
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Figure 10.4 shows strain maps collected of the same sample at -132 °C. Again, maps in
both directions are noisier than the room temperature strain maps. The strain in [110]
direction seems to have increased when cooled down (a and b). In [001] direction
however, the peaks and valleys are quantitatively comparable but if we compare Figure
10.3 c) to Figure 10.4 c) we can see that at cryogenic temperatures the compressive
strain (blue) under the metal lines in penetrates deeper into the Si substrate and the
tensile strain between the metal lines is wider and goes deeper into Si.

Figure 10.4 Cryogenic NPED strain maps of parallel metal lines on Si. a) 2D strain map in [110] direction b)
Strain line scan in [110] parallel to the Si surface and under the metal lines showing about +0.1% tensile
strain as we pass under the metal lines c) 2D strain map in [001] direction d) Strain line scan showing up
to -0.2% compressive strain under the lines and +0.1% tensile strain between the metal lines

Based on these measurements we can conclude that the effect of CTE induced strain
that is added to the system during the cooldown is visible and measurable at liquid
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nitrogen cryogenic temperatures. This effect will be even more prominent in liquid
helium temperatures at which the quantum devices operate. Since we are not seeing an
increase in maximum strain values, this effect might not show itself in SiMOS devices
where the 2DEG forms at the interface of the Si and the oxide layer. However, for SiGe
devices where the 2DEG forms at a buried channel typically 30 nm below the metal
lines, there will be a difference in the strain values we measure at the SiQW levels at
room temperature versus the cryogenic temperatures.
We should also mention that when these experiments were conducted at Columbia
University, we had not yet processed the RMG nested gate devices discussed in chapter
9 and could not repeat the strain maps shown in Figure 9.2 at cryogenic temperatures
but since these gates were also in direct contact with the Si substrate we can expect to
see a CTE induced strain increase in both directions. In the case of RMG nested gates
shown in Figure 9.3 which included a gate oxide between the metal gates and the Si
substrate, it is difficult to predict if the oxide layer can absorb all the CTE induced strain
or will pass some strain to the Si substrate. This will also depend on the thickness of the
oxide used and requires more room temperature versus cryo-TEM experiments.
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11. Conclusion and Outlook
In this work we briefly introduced two different material systems currently used for
development of spin-based quantum dot devices in Si. We reviewed some of various
structural, compositional, and morphological characterizations performed with a
modern TEM, such as defect analysis, interface sharpness, compositional analysis, etc.
and showed how these characterizations are essential during the process development
of these systems. We then focused on strain analysis of these systems. We discussed
general concerns for preparation of TEM samples and specifically discussed challenges
for preparing biaxially strained structures for TEM strain analysis. We experimentally
investigated the effect of sample thickness on strain relaxation and compared results
with simulations. We showed a correlation between lamella thickness and relaxation in
[001] direction of Si but based on strain results and simulations we concluded that there
must be other factors involved that we could not eliminate and need to be investigated.
We then experimentally showed that by patterning metal lines on Si we create localized
strain pockets at the two sides of the metal lines. This was an experimental proof of
previously published simulations that predicted these strain effects and associated them
with the spurious quantum dots measured at the gate corners. We also performed
strain analysis of these metal lines and showed that at cryogenic temperatures the
maximum values of the strain remain unchanged compared to the room temperature
but their penetration into the substrate increases. Based on this finding we predicted
that for SiMOS devices the strain we measure at room temperature would be a good
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estimate what the 2DEG experiences but for Si/SiGe devices the strain at the SiQW level
due to the CTE effect would be higher than what we can measure at room temperature.
We also showed that having a thick gate oxide layer decreases the strain that is
transferred from the metal gates to the substrate.
The TEM-based strain analysis techniques currently used for characterization of Si based
devices do not consider strain relaxation or modulation during sample preparation
mainly because the modern process nodes are exclusively fin based and in this
configuration the Si substrate is already cut during the fin definition process. For the
strain sample preparation of these structures the fin is left intact, and the lamella
thinning stops right before the fin and inside the shallow trench isolation; this way what
we measure for strain is what existed within the fin-based device. This technique is not
applicable to the Si quantum dot devices since they are defined on planar Si substrates.
For these systems the 3D distribution of strain inside the Si crystal is altered when a
TEM lamella is lifted out. We explored this strain modulation for SiQW in Si/SiGe
structures but even for SiMOS devices we will certainly have relaxation or redistribution
of strain alter lamella preparation. In order to better understand each system and the
baseline of each device, careful simulations are required so we can first understand the
baseline strain of each device and can link the TEM-based strain measurements with
that understanding. Only then we can rely on quantitative measurements we acquire
with TEM. For future work we are working on preparing mechanically polished TEM
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lamella for Si/SiGe device and studying relaxation in those samples. This way we
eliminate the effect of Ga ion implantation and understand where the discrepancy
between simulation and strain measurements is originating. This work is in progress
with NIST.
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